Flash memory with RDRAM interface

ABSTRACT

A flash memory has been described that has an interface corresponding to a rambus dynamic random access memory (RDRAM). The memory samples commands and addresses on a rising edge of a clock signal. The read and write data are provided on both the rising edge and the falling edge of the clock signal.

CROSS-REFERENCE TO RELATED APPLICATION

[0001] This is a divisional application of application Ser. No. 09/943,399, titled FLASH MEMORY WITH RDRAM INTERFACE, filed Aug. 30, 2001 (allowed), which application is assigned to the assignee of the present invention and the entire contents of which are incorporated herein by reference.

FIELD OF THE INVENTION

[0002] The present invention relates generally to memory devices and in particular the present invention relates to a non-volatile flash memory interface.

BACKGROUND OF THE INVENTION

[0003] A typical Flash memory comprises a memory array that includes a large number of memory cells arranged in row and column fashion. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.

[0004] A synchronous DRAM (SDRAM) is a type of DRAM that can run at much higher clock speeds than conventional DRAM memory. SDRAM synchronizes itself with a CPU's bus and is capable of running at 100 MHZ, about three times faster than conventional FPM (Fast Page Mode) RAM, and about twice as fast EDO (Extended Data Output) DRAM and BEDO (Burst Extended Data Output) DRAM. SDRAM's can be accessed quickly, but are volatile. Many computer systems are designed to operate using SDRAM, but would benefit from non-volatile memory.

[0005] Advances in DRAM interfaces has resulted in double data rate (DDR) DRAMs. These memory devices provide data communication that is synchronized to both rising and falling edges of a clock signal. While DDR DRAMs provide for fast data communications, the data is stored in a volatile manner. Likewise, Rambus memory devices, such as RDRAM, provide a packet based alternative high-speed memory choice. The RDRAM provides similar operations as the DDR DRAM, and is volatile in nature.

[0006] For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a non-volatile memory that can communicate at fast DRAM speeds.

SUMMARY OF THE INVENTION

[0007] The above-mentioned problems with non-volatile memories and other problems are addressed by the present invention and will be understood by reading and studying the following specification.

[0008] In one embodiment, a flash memory comprises an array of non-volatile memory cells, data connections, an interconnect configuration compatible with a rambus dynamic random access memory (RDRAM), and output circuitry to provide output data on the data connections on rising and falling edges of a clock signal.

[0009] In another embodiment, a flash memory comprises an array of non-volatile memory cells, data connections, a clock signal connection to receive a clock signal, and an interconnect configuration compatible with a rambus dynamic random access memory (RDRAM). Output circuitry provides output data on the data connections on rising and falling edges of the clock signal, and input circuitry receives input data on the data connections on rising and falling edges of the clock signal.

[0010] A method of reading a flash memory comprises providing a read command, providing memory cell addresses, reading first and second data words from non-volatile memory cells, outputting the first data word on a rising edge of a clock signal following a rambus dynamic random access memory (RDRAM) compatible format, and outputting the second data word on the falling edge of the clock signal following the rambus dynamic random access memory (RDRAM) compatible format.

[0011] In yet another embodiment, a flash memory comprises an array of non-volatile memory cells having bit lines couplable to the non-volatile memory cells, sense amplifier circuitry coupled to the bit lines to detect a differential voltage between the bit lines, and pre-charge circuitry coupled to pre-charge the bit lines to first and second voltage levels to provide an initial differential voltage prior to sensing a memory cell. The memory includes data connections, a clock signal connection to receive a clock signal, and has an interconnect configuration compatible with a rambus dynamic random access memory (RDRAM). Output circuitry provides output data on the data connection on rising and falling edges of the clock signal.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012]FIG. 1 is a block diagram of a non-volatile memory of one embodiment of the present invention; and

[0013]FIG. 2 illustrates an interconnect pin assignment of one embodiment of the present invention.

DETAILED DESCRIPTION OF THE DRAWINGS

[0014] In the following detailed description of the preferred embodiments, reference is made to the accompanying drawings, which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the claims.

[0015] The present invention provides a non-volatile memory device that is compatible with rambus dynamic random access memory (RDRAM). RDRAMs generally provide output data that is synchronized to both transitions of a clock signal.

[0016] Referring to FIG. 1, a block diagram of a flash memory according to one embodiment of the present invention is described. The memory device includes an array of non-volatile floating gate memory cells. As known to those in the art, the non-volatile memory cells store a charge on the floating gate. The floating gate charge changes the threshold voltage of the memory cell. In traditional flash memory cells, a current-sensing scheme was employed to read the memory cells. The present invention uses a voltage-sensing scheme to read the non-volatile memory cells Possible voltage-sensing schemes are described in U.S. Patent Applications “Differential Sensing in a Memory Using Two Cycle Pre-Charge” Ser. No. 09/648,706, filed Aug. 25, 2000; “Bit Line Pre-Charge in a Memory” Ser. No. 09/648,701, filed Aug. 25, 2000; “Adjustable Pre-Charge in a Memory” Ser. No. 09/648,722, filed Aug. 25, 2000; and “Differential Sensing in a Memory” Ser. No. 09/648,723, filed Aug. 25, 2000, each incorporated herein by reference.

[0017] The flash memory of the present invention can be arranged in numerous different architectures, and FIG. 1 is merely a representative architecture of the present invention. Memory device 100 includes an array of non-volatile flash memory cells 102 arranged in a plurality of addressable banks. Each memory bank can contain addressable sectors of memory cells. The data stored in the memory can be accessed using externally provided location address packets received by de-multiplex circuits 104 and 106. The address packets are decoded using column and row decode circuitry 108 and 110.

[0018] Write buffer 112 and de-multiplex circuit 114 are provided to write data received on DQ lines. Similarly, multiplex circuit 116 provides read data on the DQ lines. Sense amplifier circuitry 120 is used to read the data from the flash cells, and I/O gating 122 is used to communicate with the array. Sense amplifier circuitry 120 includes bit line precharge circuitry used to read the non-volatile memory cells. Command logic 124 is provided to control the basic operations of the memory device. The command logic also includes control registers used to store data for memory operation control. Other embodiments can include separate the read and write paths to provide for the power requirements of writing to the flash cells.

[0019]FIG. 2 illustrates an interconnect pin assignment of one embodiment of the present invention. The memory package 150 has an interconnect configuration that is substantially similar to available RDRAM packages. Although the present invention shares interconnect labels that are appear the same as RDRAM's, the function of the signals provided on the interconnects are described herein and should not be equated to RDRAM's unless set forth herein.

[0020] The flash memory provides an RDRAM interface that provides two data words per clock cycle. Read accesses to the memory can be burst oriented. That is, memory accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

[0021] The present invention uses a data-sensing scheme that increases the speed of read operations and reduces current consumption compared to conventional flash memory devices. That is, conventional flash memories use a current sensing technique that compares a current conducted by a memory cell to a reference current. This sensing technique is slower than a DRAM differential voltage-sensing scheme. Further, to read numerous columns of memory cells simultaneously, conventional current sensing techniques consume a relatively large current.

[0022] An embodiment of the present invention uses a voltage sensing technique to read the non-volatile memory cells. In one embodiment, differential digit lines are pre-charged to different voltage levels prior to accessing a memory cell. For example, an active digit line that is coupled to a read memory cell can be pre-charged to a voltage that is greater than a complementary digit line. If the read memory cell is un-programmed (conducts current when read), the active digit line is quickly discharged below the complementary digit line voltage. If the read memory cell is programmed (does not conduct current when read), the active digit line voltage remains above the complementary digit line voltage. A differential voltage sensing circuit can be used to detect and amplify the digit line voltages. Further, pre-charging the digit lines to a differential level is not limited to a specific technique, but can be accomplished using charge sharing, a bias circuit or the like.

[0023] The present invention allows both volatile and non-volatile memory devices to use a unified communication bus. As such, a separate non-volatile bus is eliminated. Both non-volatile and volatile memories use the volatile memory bus. Further, both memories respond to common command signals, although the command signals may be interpreted differently by the memories.

Conclusion

[0024] A flash memory has been described that has an interface corresponding to a rambus dynamic random access memory (RDRAM). The memory samples commands and addresses on a rising edge of a clock signal. The read and write data are provided on both the rising edge and the falling edge of the clock signal.

[0025] Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement, which is calculated to achieve the same purpose, may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof. 

In the claims:
 1. A flash memory device comprising: an array of non-volatile memory cells; a clock signal connection to receive a clock signal comprising clock cycles; a rambus dynamic random access memory (RDRAM) interconnect configuration coupled to the array of non-volatile memory cells, the interconnect configuration comprising a multiplexed row address bus, a multiplexed column address bus, and data connections; and command logic coupled to the array to provide two data access operations per clock cycle.
 2. The flash memory device of claim 1 wherein the array of non-volatile memory cells is arranged in a plurality of addressable banks.
 3. The flash memory device of claim 2 wherein each addressable bank contains addressable sectors of memory cells.
 4. The flash memory device of claim 1 wherein the data connections are burst oriented and the control circuitry comprises means for starting data access at a selected location and continuing for a programmed number of locations in a programmed sequence
 5. The flash memory device of claim 1 wherein the command logic includes control registers used to store data for memory operation control.
 6. The flash memory device of claim 1 and further including sense amplifier circuitry coupled to the memory cells over bit lines, wherein the sense amplifier circuitry detects a differential voltage between the bit lines.
 7. The flash memory device of claim 1 and further including pre-charge circuitry coupled to pre-charge the bit lines to first and second voltage levels to provide an initial differential voltage prior to sensing a memory cell.
 6. The flash memory of claim 7 wherein the pre-charge circuitry pre-charges an active digit line that is coupled to a read memory cell to a voltage that is greater than a complementary digit line.
 8. The flash memory of claim 7 wherein the pre-charge circuitry pre-charges the digit lines to a differential level using charge sharing.
 9. The flash memory of claim 7 wherein the pre-charge circuitry pre-charges the digit lines to a differential level using a bias circuit.
 10. A processing system comprising: a processor; and a rambus dynamic random access memory compatible flash memory device coupled to the processor, the memory device comprising: an array of non-volatile memory cells; a clock signal connection to receive a clock signal comprising clock cycles; a rambus dynamic random access memory interconnect configuration coupled to the array of non-volatile memory cells, the interconnect configuration comprising a multiplexed row address bus, a multiplexed column address bus, and data connections that are burst oriented; and command logic coupled to the array to provide two data access operations per clock cycle starting at a selected location and continuing for a programmed number of locations in a programmed sequence.
 11. The system of claim 10 wherein the processor generates flash memory compatible control signals.
 12. The system of claim 10 and further including pre-charge circuitry coupled to pre-charge the bit lines to first and second voltage levels to provide an initial differential voltage prior to sensing a memory cell.
 13. The system of claim 10 wherein the processor is adapted to receive burst transmissions of data from the memory device.
 14. The system of claim 10 wherein the non-volatile memory device is a flash memory device.
 15. A processing system comprising: a processor; a single communication bus coupled to the processor; a volatile memory device coupled to the single communication bus; and a rambus dynamic random access memory (RDRAM) compatible flash memory device coupled to the single communication bus, the memory device comprising: an array of non-volatile memory cells; a clock signal connection to receive a clock signal comprising clock cycles; and command logic coupled to the array to provide two data access operations per clock cycle following an RDRAM compatible format and starting at a selected location and continuing for a programmed number of locations in a programmed sequence.
 16. The processing system of claim 15 wherein the volatile memory device and the RDRAM compatible flash memory device both respond to common command signals provided on the single communication bus.
 17. The processing system of claim 15 and further including: sense amplifier circuitry coupled to the memory cells over bit lines, wherein the sense amplifier circuitry detects a differential voltage between the bit lines; and pre-charge circuitry coupled to pre-charge the bit lines to first and second voltage levels to provide an initial differential voltage prior to sensing a memory cell.
 18. The processing system of claim 15 wherein the two data access operations per clock cycle are performed on clock transitions.
 19. The processing system of claim 15 wherein the memory cells are floating gate memory cells.
 20. The processing system of claim 15 wherein the processor generates computer system commands. 